Subject
Computer Science
Topic
Computer Hardware
Which bus encoding reduces simultaneous switching to lower EMI and power on high-speed links?
Which bus encoding reduces simultaneous switching to lower EMI and power on high-speed links?
ক)
8b/10b with DC balanceখ)
Manchester encodingগ)
NRZ without scramblingঘ)
ASK analog modulationExplanation
Schemes like 8b/10b and later 128b/130b provide DC balance and bounded disparity, aiding clock recovery and EMI control. Scrambling further randomizes patterns. PCIe generations evolved encodings as rates rose. Encoding overhead trades for signal integrity.Related questions
Which is best for cleaning Mylar-protected LCD screens?ESD potential decreases with the use of a:Which FRU is clearly an input/output device?A COM port is a ______ port.Which device uses IRQ 6 by default?With two IDE hard drives, the primary partition of the second drive becomes drive letter:Key difference between USB and IEEE 1394 (FireWire) is that:Which specification covers PC Card (“PCMCIA”) hard cards?